How to Test DDR5 Transmitter Compliance

UXR-Series Oscilloscope
+ UXR-Series Oscilloscope

Executing a wide range of conformance tests based on JEDEC standards

Physical-layer (PHY) electrical tests for DDR5 transmitter compliance involve executing a wide range of conformance tests defined by the Joint Electron Device Engineering Council (JEDEC). The JEDEC specifications for the fifth generation of double data rate memory (DDR5) include an exhaustive list of conformance measurements and test cases required for transmitter compliance.

When testing your DDR5 devices, automate the calibration, setup, execution, and documentation of your compliance tests with purpose-built hardware and software. Ideally, use a high-bandwidth oscilloscope (25 GHz+) with a high effective number of bits, high-bandwidth probes designed for minimal effects on the measured signal, and interposer boards for probing as close to the silicon as possible. Couple this with software for test configuration, execution, evaluation, automation, and report-generation.

DDR5 transmitter test solution

DDR5 transmitter compliance test solution

Ensuring interoperability of your DDR5 transmitter with other devices requires you to test it against JEDEC conformance standards. The Keysight solution for DDR5 transmitter compliance test consists of the UXR-Series real-time oscilloscope, InfiniiMax II probe, and D9050DDRC DDR5 compliance test software. Together, this hardware and software combination provides a holistic solution to ensure DDR5 devices meet the demanding requirements of the DDR5 specification.

See demo of DDR5 transmitter compliance test

Explore products for DDR5 transmitter compliance test

Related use cases

Frequently asked questions about DDR testing

contact us logo

Get in touch with one of our experts

Need help finding the right solution for you?